A floating-point ADC (IT-ADC) has been proposed for the purpose of achieving a wide dynamic range without demanding a high resolution, when the high resolution is merely for covering the signal dynamic range rather than the quantization accuracy. In an IT-ADC, the dynamic range and resolution can be designed independently. Unlike the known logarithmic amplifier solution, it directly gives a linear digital output. It can work with a small input range imposed by a low voltage supply as its virtual input range is greatly expanded. The principle, key circuitry, achievable performance and sensitivities to mismatches are addressed in this paper. Simulation results indicate that this approach is capable of achieving up to a 16bit dynamic range with an 8-l0bit effective resolution at a sampling rate of 40MS/s in sub-micron CMOS.
INTRODUCTION
The input range of an A/D converter (ADC) must be designed in such a way that the peak input signal is reliably covered. It means that the ADC must have a very high resolution, when 1) the signal amplitude fluctuates in a very large dynamic range; 2 ) the quantization accuracy is needed even for the smallest signal; and 3) the signal needs to be linear. In many cases, a high resolution is merely designed for covering the signal dynamic range rather than the quantization accuracy. For example, in order to obtain a 60dB dynamic margin and a minimum 6-bit quantization accuracy, the resolution must be at least 16bit, which is unrealistic say at sampling rate of 40MS/s in CMOS technology today [I] . Actually, in such a converter, the resolution for large signals is unnecessarily high. It would be more rational, if the ADC offers more or less the same resolution for large and small signals within the input range [2] .
Moreover, the trend of low power and low voltage reduces the actual input range [3] , which makes the design of a wide dynamic range ADC even more difficult as non-ideal factors like component mismatch and amplifier offset are not reduced with the reduction of supply voltage. In such a case, it is very difficult to satisfy a large dynamic range with a high resolution at a high conversion rate.
An automatic-gain-control (AGC) system can not handle fast fluctuating signals. Instead, a logarithmic amplifier has to be used for compressing the input signal dynamic range [4] . The accuracy, however, will be seriously degraded for a large compression ratio. In order to produce a linear digital output, a look-up table must be used which has to match with the amplifier characteristics precisely. Unlike the solution of logarithmic amplifier, an IT-ADC [ 2 ] directly gives a linear digital output. For large and small signals, the effective resolutions are kept constant (or quasiconstant to be accurate), similar to a floating-point number representation. The problems associated with high resolution at high speed are avoided. It is also rather flexible since its resolution and dynamic range can be designed independently. The virtual input range of such an ADC is much larger than the actual one so it can handle a small input range imposed by a low voltage supply.
The principle of proposed FP-ADC is described in section 2 along with its block diagram. The input amplifier network is addressed in section 3, covering important issues like delay skew, gain error, DC-offset, and over-voltage. Simulation results are shown in section 4. Impacts of mismatches are discussed in section 5, and conclusions are given in sections 6.
PRINCIPLE OF AN FP-ADC
The block diagram of the proposed IT-ADC is shown in Fig. I .
Analog input + Delay-balanced input amplifier network 1 I at one of the outputs. This particular output may change from one to another, depending on the input signal amplitude. The signals are sampled with identical sampling-and-hold ( S M ) circuits using the same sampling clock to produce m voltage samples fed to corresponding switches. In order to select the largest linear signal, these samples, except for sample m, are compared through comparators with a reference voltage V P~V , , , /~~ where V, , , is the maximum linear voltage output of the amplifiers, and q (<1) is a safety coefficient. It means that V, does not need to be precise as long as q<l. The larger q, however, the more utilization of amplifier linear range. When k=l and q=1, V,=V,,,/2, and the linear range is fully utilized. For a bi-directional signal, e.g. radio IF signal, +VI are used instead of V,. Since no principle difference, we mainly focus on one-directional signals below.
The thermometer code produced by the comparators is further transferred to an m-bit flag code F by the XOR gates. The XOR gate located at the interface of 0-to-1 will generate a logic high to turn on the switch at the same position. Note that one input of XOR gate 1 is always connected to logic low, and one input of XOR gate m is always connected to logic high. In such a way, when the signal is out of the designed dynamic range, switch 1 will be kept on, and when the signal is too small, switch m will be kept on. The n-bit ADC, therefore, will not miss any signal even in the two extreme cases.
In the same time, the m-bit flag code F is fed to the digital output circuit. Assuming F=00001000 (m=8), the position of flag "1" indicates the location and the amplification of the selected signal. The digital output circuit combines the n-bit data code D, the m-bit fla code F and the constant k to generate a final output DF with n+(m-l)k bits, i.e. the dynamic range has been expanded by (m-l)k bits. If k is an integer, only simple shifting operations are involved.
In contrast to the converting curve of a logarithmic ADC shown in Fig. 2(a) , the converting curve of an FP-ADC is formed by the combination of multiple linear lines, see the bold part in Fig, 2 (b) for m=4 and k=l. The linearity is always guaranteed. Note that unlike a traditional ADC, the signal in the proposed FP-ADC is not sampled and converted until it becomes large enough (but still linear) so the impact of errors is reduced. It can be seen as that the input range has been expanded by a factor of m. This is a very useful feature for low supply voltage applications where the actual input range is increasingly smaller.
The n-bit ADC can be any type in principle but a small input load is preferred so a pipelined ADC [5] or a parallel successive approximation ADC [6] is more suitable here. Below, we will not address the traditional n-bit ADC. Instead, we will concentrate on the part that is different from a traditional ADC, particularly the input amplifier network. In the following discussion, we assume k=l, i. e. the signals are weighted in a binary form. The most important yet difficult issues are delay skew, amplification mismatch, DC offset, and amplifier over-voltage.
INPUT AMPLIFIER NETWORK

Basic structure
Two basic issues for the input network are 1) to balance the delays and 2) to weight the amplifications as accurate as possible. For simplicity, it is possible to use a binary amplifier tree [7] . To further improve the matching, we propose a parallel structure here. The idea is to only use passive components for weighting the amplifications while keeping the amplifiers as identical as possible, see Fig. 3 for an example of m=5.
Delay-balanced a.-------------, Fig. 3 An input amplifier network with m=5.
A passive network is more accurate and stable than amplifiers. It is possible for a resistive divider to achieve up to a IO-bit accuracy by a careful design. In a recent implementation based on Fig. 3 , R was designed to be 500R to facilitate an on-chip signal source. The maximum equivalent resistance with the signal source connected therefore is 25052. The Ci, of each amplifier plus the parasitic capacitance was estimated to be less than 0.05pF. The maximum delay thus is limited to 12.5ps, and the delay differences should be even less. By using the delay compensating resistors (horizontal ones), the delay differences are negligible [7] .
The amplifier outputs are used only when they fall into the window between V, and 2V,, or the amplifier input signals fall into the window between VJ16 and VA8. It means that the noise impact is the same for all channels. Only for the top amplifier, the input signal may less than V,, see Fig. 2(b) . Since this amplifier is directly connected with the signal source, the signal-tonoise ratio will not be worsened.
The input network can be made in two steps, see Fig. 4 , to facilitate a larger dynamic range with limited division ratio of resistive divider to maintain accuracy. 
A0
Handling of DC-offset and over-voltage
The amplifier DC-offsets seriously limit the achievable accuracy. For a radio IF signal, ACcoupling can effectively remove the DC-offsets as presented in [7] . It is, however, not applicable for a universal ADC. Over-voltage causes another kind of problem. The amplifier saturated by an over-voltage input will seriously distort and delay the signal during its recovery period, leading to large sampling errors. A limiter can be used at the input to prevent the amplifier from over-voltage [7] . It is however difficult to eliminate the problem completely. The method introduced below is different from above approaches. It solves the two problems simultaneously and "completely" (at least in principle), see In Fig. 5 , C1 equals C2 nominally. In the end of sampling phase, the voltages are where Voffl and VofR are input-referred offset voltages of Al and A2. S5 is an optional switch, temporarily connecting the output of Al to ground in the beginning of holding phase to speed up the recovery of Al from saturation. During the holding phase, the input of A2 should still be Vofft. Since CI=C2, we have Vo",=l6(Vin+Voffl)-Voff~-16Voff1+Vof~=16Vin (4) As a result, the offset voltages of both AI and A2 are cancelled. Note that, S4 is the only switch sensitive to clock and charge feed-through. All other switches just connect well-defined voltages and do not affect the accuracy. Therefore, this is quite feasible. Moreover, since the input of AI is connected to the signal ground after each sampling phase, the amplifier input voltage always starts from minimum, which effectively eliminates the over-voltage delay problem. The speed, however, will be affected by the settling time of A,. In order to increase speed, two amplifiers (Al and Al') can be used for each channel, see Fig. 6 . Fig. 6 Two parallel amplifiers used in each channel.
In Fig. 6 , AI and AI' will gain more time for signal settling. When they are switched to the holding phase, S5 or S5' will help them to quickly come back to the signal ground (see Fig. 5 for timing). The power of A, and Al' should be kept low to limit the total power consumption. A low power amplifier has been designed for this purpose, see Fig. 7 , and an input amplifier network (base on Fig. 3 ) has been implemented in a 0 . 3 5~ CMOS process. 
SIMULATION RESULTS
The low power amplifier was simulated by using parameters of the 0.35pm CMOS process and the layout, and its performance is listed in Table 1 . If two such amplifiers are used in each channel of the input amplifier network, along with an 8-bit pipelined ADC, forming an FP-ADC, the achievable performance is listed in Table 2 . Power of input network I 5mW-lOmW I Estimated total power I -100mW
IMPACTS OF MISMATCHES
The proposed FP-ADC is insensitive to the variation of V, as long as Vr<(Vma,/2), see Fig. 9 . The only impact is that the utilized linear region moves up or down. The switching point between two amplifiers is still well defined, see the bold lines. Neither gap nor overlap will appear. If the n-bit ADC covers the variation region, there will be very little impact. lVi, 2Vi, 4Vi, SVi, 16Vi, Fig. 9 Impact of reference voltage variation.
The system is also insensitive to the variation of absolute amplifications as long as they are matched. It could happen for example in the case of process or supply voltage variation. The reason is that the amplification ratio is defined through the passive components rather than the active amplifiers. The impact will be the same as the variation of V, but, instead of V,, the scales of vertical lines (i.e. the absolute amplifications) change equally. As long as the linear region is still larger than 2V,, the impact is very little. It also indicates the importance of q < l in choosing V, (=qVm,,/2k).
For the amplifier shown in Fig. 7 , if the open-loop gain is large enough, the amplification basically depends on the feedback resistors which can achieve a 1Obit accuracy. Note that the allowable error depends on the effective resolution (S-lObit) not the total dynamic range (16bit). The impact of amplification discrepancy on the linearity is shown in Fig. 10 , where the amplification of channel 2 is lower. lVi, 1.9Vi, 4Vi, 8Vin 16Vin Fig. 9 Impact of amplification mismatch.
CONCLUSIONS
The demand on very high resolution A/D converter can be avoided by using the proposed Fp-ADC, when the purpose is to cover the dynamic range rather than the accuracy. In the proposed converter, dynamic range and resolution can be independently designed. Unlike the known logarithmic amplifier solution, the FP-ADC directly produces a linear digital output without using any look-up table. For large and small signals, the effective resolutions are kept constant, similar to a floating-point number representation, As its virtual input range is expanded, it is capable of working with a small input range imposed by a low supply voltage. Simulation indicates that it can reach a I6bit dynamic range with an 8-l0bit effective resolution at a sampling rate of 40MS/s and a maximum input bandwidth of 20MHz. The additional power to a normal pipeline ADC is less than lOmW in a 0.35pm CMOS process.
